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Directed acyclic graphs or Bayesian networks that are popular in many AI related sectors for probabilistic
inference and causal reasoning can be mapped to probabilistic circuits built out of probabilistic bits (p-bits),
analogous to binary stochastic neurons of stochastic artificial neural networks. In order to satisfy standard
statistical results, individual p-bits not only need to be updated sequentially, but also in order from the
parent to the child nodes, necessitating the use of sequencers in software implementations. In this article, we
first use SPICE simulations to show that an autonomous hardware Bayesian network can operate correctly
without any clocks or sequencers, but only if the individual p-bits are appropriately designed. We then present
a simple behavioral model of the autonomous hardware illustrating the essential characteristics needed for
correct sequencer-free operation. This model is also benchmarked against SPICE simulations and can be
used to simulate large scale networks. Our results could be useful in the design of hardware accelerators
that use energy efficient building blocks suited for low-level implementations of Bayesian networks. The
autonomous massively parallel operation of our proposed stochastic hardware has biological relevance since
neural dynamics in brain is also stochastic and autonomous by nature.
I. INTRODUCTION
Bayesian networks (BN) or belief nets are proba-
bilistic directed acyclic graphs (DAG) popular for rea-
soning under uncertainty and probabilistic inference in
real world applications such as medical diagnosis1, ge-
nomic data analysis2–4, forecasting5,6, robotics7, image
classification8,9, neuroscience10 and so on. BNs are com-
posed of probabilistic nodes and edges from parent to
child nodes and are defined in terms of conditional prob-
ability tables (CPT) that describe how each child node
is influenced by its parent nodes11–14. The CPTs can be
obtained from expert knowledge and/or machine learned
from data15. Each node and edge in a Bayesian network
have meaning representing specific probabilistic events
and their conditional dependencies and they are easier
to interpret16 than neural networks where the hidden
nodes do not necessarily have meaning. Unlike neural
networks where useful information is extracted only at
the output nodes for prediction purposes, Bayesian net-
works are useful for both prediction and inference by
looking at not only the output nodes but also other nodes
of interest. Computation of different probabilities from
a Bayesian network becomes intractable when the net-
work gets deeper and more complicated with child nodes
having many parent nodes. This has inspired various
hardware implemenations of Bayesian networks for effi-
cient inference17–27. In this article we have elucidated
the design criteria for an autonomous (clockless) hard-
ware for BN unlike other implementations that typically
use clocks.
Recently a new type of hardware computing framework
called Probabilistic Spin Logic (PSL) is proposed28 based
a)Electronic mail: rfaria@purdue.edu
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on a building block called probabilistic bits (p-bits), that
are analogous to Binary Stochastic Neurons (BSN)29,30
of the artificial neural network (ANN) literature. p-bits
can be interconnected to solve a wide variety of prob-
lems such as optimization31,32, inference33, an enhanced
type of Boolean logic that is invertible28,34–36, quan-
tum emulation37 and in-situ learning from probability
distributions38.
Unlike conventional deterministic networks built out
of deterministic, stable bits, stochastic or probabilistic
networks composed of p-bits (Fig. 1a), can be correlated
by interconnecting them to construct p-circuits defined
by two equations28–30: (1) a p-bit/BSN equation and (2)
a weight logic/synapse equation. The output of a p-bit,
mi is related to its dimensionless input Ii by the equation:
mi(t+ τN ) = sgn
(
rand(−1, 1) + tanh Ii(t)
)
(1a)
where rand(−1,+1) is a random number uniformly dis-
tributed between −1 and +1, and τN is the neuron eval-
uation time.
The synapse generates the input Ii from a weighted
sum of the states of other p-bits. In general the synapse
can be a linear or non-linear function although a com-
mon form is the linear synapse described according to
the equation:
Ii(t+ τS) = I0
(
hi +
∑
j
Jijmj(t)
)
(1b)
where, hi is the on-site bias and Jij is the weight of the
coupling from jth p-bit to ith p-bit and τS is the synpase
evaluation time. Several hardware designs of p-bits based
on low barrier nanomagnet (LBM) physics have been pro-
posed and also experimentally demonstrated32,39–42. The
thermal energy barrier of the LBM is of the order of a few
kBT instead of 40-60 kBT used in the memory technology
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FIG. 1. Clocked versus Autonomous p-circuit: (a) a probabilistic (p-)circuit is composed of p-bits interconnected by
a weight logic (synapse) that computes the input Ii to the i
th p-bit as a function of the outputs from other p-bits. Two
p-bit designs (design 1 and 2) based on s-MTJ using LBMs have been used to build a p-circuit. (b) Two types of p-circuits
are built: a directed or Bayesian network and a symmetrically connected Boltzmann network. The p-circuits are sequential
(labeled as SeqPSL) that means p-bits are updated sequentially, one at a time, using a clock circuitry with a sequencer. It is
shown that for Boltzmann networks update order does not matter and any random update order would produce the correct
probability distribution. But for Bayesian networks, a specific, parent-to-child update order is necessary to converge to the
correct probability distribution dictated by the Bayes rule. (c) The same Bayesian and Boltzmann p-circuits are implemented
on an autonomous hardware built with p-bit design 1 and 2 without any clocks or sequencers. It is interesting to note that for
Bayesian networks, design 2 fails to match the probabilities from applying Bayes rule, whereas design 1 works quite well as an
autonomous Bayesian network.
to retain stability. Because of thermal noise the magneti-
zation of the LBM keeps fluctuating as a function of time
with an average retention time τ ∼ τ0exp(EB/kBT )43,
where τ0 is a material dependent parameter called at-
tempt time that is experimentally found to be in the
range of nanosecond or less and EB is the thermal en-
ergy barrier44,45. The stochasticity of the LBMs makes
them naturally suitable for p-bit implementation.
Figure 1a shows two p-bit designs: Design 1 (32,46) and
Design 2 (28,39). Design 1 and Design 2 both are funda-
mental building blocks of STT (Spin Transfer Torque)
and SOT (Spin Orbit Torque) MRAM (Magnetoresistive
Random Access Memory) technologies respectively47.
Their technological relevance motivates us to explore
their implementations as p-bits. Design 1 is very sim-
ilar to the commercially available 1T/1MTJ (T: Transis-
tor, MTJ: Magnetic Tunnel Junction) embedded MRAM
device where the free layer of the MTJ is replaced by
an in-plane magnetic anisotropy (IMA) or perpendicular
magnetic anisotropy (PMA) LBM. Design 2 is similar to
the basic building block of SOT-MRAM device48 where
the thermal fluctuation of the free layer magnetization
of the stochastic MTJ (s-MTJ)32,49–53 is tuned by a spin
current generated in a heavy metal layer underneath the
LBM due to SOT effect. The in-plane polarized spin
current from the SOT effect in the SHE (Spin Hall Ef-
fect) material in design 2 requires an in-plane LBM to
tune its magnetization, although a perpendicular LBM
with a tilted anisotropy axis is also experimentally shown
to work54. Whereas design 2 requires spin current ma-
nipulation, design 1 does not rely on that as long as
circular in-plane LBMs with continuous valued magne-
tization states that are hard to pin are used. In-plane
LBMs also provide faster fluctuation than perpendicular
ones leading to faster sampling speed in the probabilistic
hardware55,56.
3The key distinguishing feature of the two p-bit de-
signs (design 1 and 2) is the time scales in implementing
eqn. 1a. From a hardware point of view, eqn. 1a has two
components: a random number generator (RNG) (rand)
and a tunable component (tanh). In design 1, the RNG is
the s-MTJ utilizing an LBM and the tunable component
is the NMOS transistor, thus having two different time
scales in the equation. But in design 2, both the RNG
and the tunable component are implemented by a single
s-MTJ utilizing an LBM, thus having just one time scale
in the equation. This difference in time scales in the two
designs is shown in fig. 2. Note that, although the two
p-bit designs have the same RNG source, namely a fluc-
tuating magnetization, it is the difference in their circuit
configuration with or without the NMOS transistor in
the MTJ branch that results in different time dynamics
of the two designs.
In traditional software implementations, p-bits are up-
dated sequentially for accurate operation such that after
each τS + τN time interval, only one p-bit is updated
57.
This naturally implies the use of sequencers to ensure
the sequential update of p-bits. The sequencer gener-
ates an Enable signal for each p-bit in the network and
ensures that no two p-bits update simultaneously. The
sequencer also makes sure that every p-bit is updated
at least once in a time step where each time step cor-
responds to N ∗ (τS + τN ), N being the number of p-
bits in the network.36,58. For symmetrically connected
networks (Jij = Jji) such as Boltzmann machines, the
update order of p-bits does not matter and any random
update order produces the standard probability distribu-
tion described by equilibrium Boltzmann law as long as
p-bits are updated sequentially. But for directed acyclic
networks (Jij 6= 0, Jji = 0) or Bayesian networks to be
consistent with the expected conditional probability dis-
tribution, p-bits need to be updated not only sequentially,
but also in a specific update order which is from the parent
to child nodes30 similar to the concept of forward sam-
pling in belief networks13,59,60. As long as this parent
to child update order is maintained, the network con-
verges to the correct probability distribution described
by probability chain rule or Bayes rule. This effect of
update order in a sequential p-circuit is shown on a three
p-bit network in fig. 1b.
Unlike sequential p-circuits in ANN literature, the dis-
tinguishing feature of our probabilistic hardware is that
it is autonomous where each p-bit runs in parallel with-
out any clocks or sequencers. This autonomous p-circuit
(ApC) allows massive parallelism potentially providing
peta flips per second sampling speed61. The complete
sequencer-free operation of our “autonomous” p-circuit is
very different from the “asynchronous” operation of spik-
ing neural networks62,63. Although p-bits are fluctuating
in parallel in an ApC, it is very unlikely that two p-bits
will update at the exact same time since random noise
control their dynamics. Therefore persistent parallel up-
dates are extremely unlikely and are not a concern. Note
that even if p-bits update sequentially, each update has
to be informed such that when one p-bit updates it has
received the up-to-date input Ii based on the latest states
of other p-bits mj that it is connected to. This informed
update can be ensured as long as the synapse response
time is much faster than the neuron time (τS  τN ) and
this is a key design rule for an ApC. An ApC works prop-
erly for a Boltzmann network without any clock since no
specific update order is required in this case. But it is
not intuitive at all if an ApC would work for a Bayesian
network since a particular parent to child informed up-
date order is required in this case as shown in fig. 1b.
As such, it is not straightforward that a clockless au-
tonomous circuit can naturally ensure this specific in-
formed update order. In fig. 1c, we have shown that it
is possible to design hardware p-circuit that can natu-
rally ensure a parent to child informed update order in a
Bayesian network without any clocks. In fig. 1c, two p-bit
designs are evaluated for implementing both Boltzmann
and Bayesian networks. We have shown that design 1
is suitable for both Boltzmann and Bayesian networks.
But design 2 is suitable for Boltzmann networks only
and does not work for Bayesian networks in general. The
synapse in both types of p-circuits is implemented using
a resistive crossbar architecture46,64, although there are
also other types of hardware synapse implementations
based on memristors65–67, magnetic tunnel junctions68,
spin orbit torque driven domain wall motion devices69,
phase change memory devices70 and so on. In all the
simulations τS is assumed to be negligible compared to
other time scales in the circuit dynamics.
Our proposed probabilistic hardware for Bayesian net-
works shows significant biological relevance because of
the following reasons: (1) The brain consists of neurons
and synapses. The basic building block called p-bit of
our proposed hardware mimics the neuron and the inter-
connection among p-bits mimics the synapse function.
(2) The components of brain are stochastic or noisy by
nature. p-bits mimicking the neural dynamics in our
proposed hardware are also stochastic. (3) Brain does
not have a single clock for synchronous operation and
can perform massively parallel processing71. Our au-
tonomous hardware also does not have any global clock
or sequencers and each p-bit fluctuates in parallel allow-
ing massively parallel operation.
Further we have provided a behavioral model in sec-
tion II for both design 1 and 2 illustrating the essen-
tial characteristics needed for correct sequencer-free op-
eration of BNs. Both models are benchmarked against
state-of-the-art device/circuit models (SPICE) of the ac-
tual devices and can be used for the efficient simulation
of large scale autonomous networks.
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FIG. 2. Autonomous behavioral model for p-bit: Design 1 and 2: (a) Behavioral model for the autonomous hardware
with design 1 is benchmarked with SPICE simulations of the actual device involving experimentally benchmarked modules.
The behavioral model (labeled as ‘PPSL’) shows good agreement with SPICE in terms of capturing fluctuation dynamics,
steady state sigmoidal response, and two different time responses: autocorrelation time of the fluctuating output under zero
input condition labeled as τcorr which is proportional to the LBM retention time τN in the nanosecond range and the step
response time τstep defined by the transistor response time τT which is few picoseconds and much smaller than τN . The magnet
parameters used in the simulations are mentioned in section II (b) Similar benchmarking for p-bit design 2. In this case τstep
is proportional to τN .
II. BEHAVIORAL MODEL FOR AUTONOMOUS
HARDWARE
A. Autonomous behavioral model: Design 1
The autonomous circuit behaviour of design 1 can be
explained by slightly modifying the two equations (eqns.1
a and b) stated in section I. The fluctuating resistance
of the low barrier nanomagnet based MTJ is represented
by a correlated random number rMTJ with values be-
tween -1 and +1 and an average dwell time of the fluc-
tuation denoted by τN . The NMOS transistor tunable
resistance is denoted by rT and the inverter is repre-
sented by a sgn function. Thus the normalized output
mi = VOUT,i/(VDD/2) of the ith p-bit can be expressed
as:
mi (t+ ∆t) = sgn (rT,i (t+ ∆t)− rMTJ,i (t+ ∆t)) (2)
where, ∆t is the simulation time step, rT,i is the NMOS
transistor resistance tunable by the normalized input
Ii = VIN,i/V0 where V0 is a fitting parameter which is
≈ 50mV for the chosen parameters and transistor tech-
nology and rMTJ,i is a correlated random number gen-
erator with an average retention time of τN . rT,i as a
function of input Ii is approximated by a tanh function
with a response time denoted by τT modelled by the fol-
lowing equations:
rT,i (t+ ∆t) = rT,i (t) exp (−∆t/τT ) +
(1− exp (−∆t/τT )) (tanh (Ii(t+ ∆t)))
(3)
The synapse delay τS in computing the input Ii can
be modelled by:
Ii (t+ ∆t) = Ii (t) exp (−∆t/τS) +
(1− exp (−∆t/τS))
I0(∑
j
Jijmj(t) + hj
)
(4)
For calculating rMTJ,i , at time t+ ∆t a new random
number will be picked according to the following equa-
tions:
rflip,i (t+ ∆t) = sgn
(
exp
(
−∆t
τN
)
− rand[0,1]
)
(5a)
where, rand[0,1] is a uniformly distributed random num-
ber between 0 and 1 and τN represents the average re-
tention time of the fluctuating MTJ resistance. If rflip is
-1, a new random rMTJ will be chosen between −1 and
+1. Otherwise the previous rMTJ(t) will be kept in the
next time step (t+ ∆t), which can be expressed as:
rMTJ,i (t+ ∆t) =
rflip,i (t+ ∆t) + 1
2
rMTJ,i (t)
− rflip,i (t+ ∆t)− 1
2
rand[−1,1]
(5b)
5The charge current flowing throught the MTJ branch
of p-bit design 1 can get polarized by the fixed layer of the
MTJ and generate a spin current IMTJ that can tune/pin
rMTJ by modifying τN according to:
τN = τ
0
Nexp(rMTJIMTJ) (6)
where, τ0N is the retention time of rMTJ when IMTJ = 0.
This pinning effect by IMTJ is much smaller in in-plane
magnets (IMA) than perpendicular magnets (PMA)56.
Figure. 2a shows the comparison of this behavioral
model for p-bit design 1 with SPICE simulation of
the actual hardware in terms of fluctuation dynamics,
sigmoidal charateristic response, autocorrelation time
(τcorr) and step response time (τstep) and in all cases
the behavioral model closely matches SPICE simula-
tionsl. SPICE simulation involves experimentally bench-
marked modules for different parts of the device, for ex-
ample solving stochastic Landau-Lifshitz-Gilbert equa-
tion (sLLG) for LBM physics and the 14 nm Predic-
tive Technology Model (PTM) for transistors. The au-
tonomous behavioral model for design 1 is labeled as
“PPSL: design 1”. The benchmarking is done for two
different LBMs: (1) Faster fluctuating magnet 1 with
saturation magnetization Ms = 1100 emu/cc, diameter
D = 22 nm, thickness th = 2 nm, in-plane easy axis
anisotropy Hk = 1 Oe, damping coefficient α = 0.01,
demagnetization field Hd = 4piMs and (2) Slower fluctu-
ating magnet 2 with the same parameters as in magnet
1 except D = 150 nm. The fast and slow fluctuations
of the normalized output mi = VOUT,i/(VDD/2) are cap-
tured by changing the τN parameter in the PPSL model.
In the steady state sigmoidal response, V0 is a tanh fit-
ting parameter that defines the width of the sigmoid and
lies within the range of 40 mV to 60 mV reasonably well
depending on which part of the sigmoid needs to be bet-
ter matched. In fig. 2, V0 value of 50 mV is used to fit
the sigmoid from SPICE simulation.
There are two types of time responses: (1) Autocor-
relation time under zero input condition labeled as τcorr
and (2) step response time τstep. The full width half
maximum (FWHM) of the autocorrelation function of
the fluctuating output under zero input is defined by
τcorr which is proportional to the retention time τN
of the LBM. The step response time τstep is obtained
by taking an average of the p-bit output over many
ensembles when the input Ii is stepped from a large
negative value to zero at time t = 0 and measuring the
time it takes for the ensemble averaged output to reach
its statistically correct value consistent with the new
input. τstep defines how fast the first statistically correct
sample can be obtained after the input is changed. For
p-bit design 1, τstep is independent of LBM retention
time τN and is defined by the NMOS transistor response
time τT which is much faster (few picoseconds) than
LBM fluctuation time τN . The effect of this two very
different time scales in design 1 (τstep  τcorr) on an
autonomous Bayesian network is described in section III.
B. Autonomous behavioral model: Design 2
The autonomous behavioral model for design 2 is pro-
posed in61. In this article, we have benchmarked this
model with the SPICE simulation of the single p-bit
steady state and time responses shown in fig. 2b. Ac-
cording to this model, the normalized output mi =
VOUT,i/(VDD/2) can be expressed as:
mi(t+ ∆t) = mi(t)sgn
(
pNOTflip,i(t+ ∆t)− rand[0,1]
)
(7a)
pNOTflip,i(t+ ∆t) = exp
(
− ∆t
τN exp(Iimi(t))
)
(7b)
where, pNOTflip,i)(t + ∆t) is the probability of reten-
tion of the ith p-bit (or “not flipping”) in the next time
step that is a function of average neuron flip time τN ,
input Ii and the current p-bit output mi(t). Figure. 2b
shows how this simple autonomous behavioral model for
design 2 matches reasonably well with SPICE simulation
of the device in terms of fluctuation dynamics, sigmoidal
charateristic response, autocorrelation time (τcorr) and
step response time (τstep). In design 2, τstep and τcorr
are both proportional to LBM fluctuation time τN un-
like design 1.
Different time scales in p-bit design 1 and 2 are also
reported in56 in an energy-delay analysis context. In this
article, we explain the effect of these time scales in de-
signing an autonomous Bayesian network (section III).
III. DIFFERENCE BETWEEN DESIGN 1 AND DESIGN
2 IN IMPLEMENTING BN
The behavioral models introduced in section II are ap-
plied to implement a multi layer belief/Bayesian network
with 19 p-bits and random interconnection strengths be-
tween +1 and −1 (fig. 3a). For illustrative purposes, the
interconnections are designed in such a way that although
there are no meaningful correlations between the blue
and red colored nodes with random couplings, pairs of
intermediate nodes (A,M1) and (M1, B) get negatively
correlated because of a net −r2 type coupling through
each branch connecting the pairs. So it is expected that
the start and end nodes (A,B) get positively correlated.
Fig. 3b shows histograms of four configurations (00, 01,
10, 11) of the pair of nodes A and B obtained from differ-
ent approaches: Bayes rule (labeled as Analytic), SPICE
simulation of design 1 (SPICE: Design 1) and design 2
(SPICE: Design 2), autonomous behavioral model for de-
sign 1 (PPSL: Design 1) and design 2 (PPSL: design 2).
It is shown that results from SPICE simulation and be-
havioral model for design 1 matches reasonably well with
the standard analytical values showing 00 and 11 states
with highest probability whereas design 2 autonomous
hardware does not work well in terms of matching with
the analytical results and shows approximately all equal
6peaks. We have tested this basic conclusion for other net-
works as well with more complex topology as shown in
fig.S1 of the supplementary section. The analytical val-
ues are obtained from applying the standard joint prob-
ability rule for BNs11,14 which is:
P (x1, x2, ..., xN ) =
N∏
i=1
xi|Parents(xi) (8)
Joint probability between two specific nodes xi and xj
can be calculated from the above equation by summing
over all configurations of the others nodes in the net-
work which becomes computationally expensive for larger
networks. But one major advantage of our probabilistic
hardware is that probabilities of specific nodes can be
obtained just by looking at the nodes of interest ignor-
ing all other nodes in the system similar to what Feyn-
man stated about a probabilistic computer imitating the
probabilistic laws of nature72. Indeed, in the Bayesian
network example in fig. 3, the probabilities of different
configurations of nodes A and B were obtained just by
looking at the fluctuating outputs of the two nodes ignor-
ing all other nodes. For the SPICE simulation of design
1 hardware, tanh fitting parameter V0 = 57 mV is used
and the mapping principle from dimensionless coupling
terms Jij to the coupling resistances in the hardware is
described in33.
The reason why design 1 works for a BN and design
2 does not, is because of the two very different time re-
sponses of the two designs shown in fig. 2. It is this two
different time scales in design 1 (τstep  τcorr) that natu-
rally ensures a parent to child informed update order in a
Bayesian network. The reason is that when τstep is small,
each child node can immediately respond to any change
of its parent nodes that have a much larger time scale
∝ τcorr, and thus can be conditionally satisfied with the
parent nodes very fast. Otherwise, if τcorr gets compa-
rable to τstep, the child node will not be able to keep up
with the fast changing parent nodes and will produce sub-
stantial number of statistically incorrect samples over the
entire time range thus deviating from the correct proba-
bility distribution.
The effect of τstep/τcorr ratio is shown in fig. 4 for the
same BN presented in fig. 3 by plotting the histogram of
AB configurations for different τT /τN ratios. It is shown
that when τT /τN ratio is small, the histogram converges
to the correct distribution. As τT gets comparable to τN ,
the histogram begins to diverge from the correct distri-
bution. Thus the very fast NMOS transistor response in
design 1 makes it suitable for an autonomous Bayesian
network hardware. One thing to note that under certain
conditions, results from design 2 can also match the ana-
lytical results if the input Ii to each p-bit in the network
always fluctuates between large values that ensures a fast
step response time.
So apart from ensuring a fast synapse compared to
neuron fluctuation time (τS  τN ) which is the design
rule for an autonomous probabilistic hardware, the au-
tonomous Bayesian network demands an additional p-bit
(a) A
B
𝑟
−𝑟
−𝑟′
𝑟′
(b)
M1
𝑟
𝑟′
−𝑟
−𝑟′
FIG. 3. Difference between design 1 and design 2: (a)
The behavioral models described in fig. 2 are applied to sim-
ulate a 19 p-bit BN with random Jij between +1 and -1. The
interconnections are designed in such a way so that pairs of
intermediate nodes (A,M1) and (M1, B) get anti-correlated
and (A,B) gets positively correlated. (b) The probability
distribution of four configurations of AB are shown in a his-
togram from different approaches (SPICE, behavioral model
and analytic). The behavioral models for two designs (labeled
as PPSL) match reasonably well with the corresponding re-
sults from SPICE simulation of the actual hardware. Note
that While design 1 matches with the standard analytical
values quite well, design 2 does not works as an autonomous
Bayesian network in general.
design rule which is a much faster step response time of
the p-bit compared to its fluctuation time (τstep  τN ) as
ensured in design 1. In all the simulations the LBM was
a circular in-plane magnet whose magnetization spans all
values between +1 and -1 and negligible pinning effect.
If the LBM is a PMA magnet with bipolar fluctutations
having just two values +1 and -1, design 1 will not pro-
vide any sigmoidal response except with substantial pin-
ning effect32. Under this condition, τstep of design 1 will
be comparable to τN again and the system will not work
as an autonomous Bayesian network in general. There-
fore LBM with continuous range fluctuation is expected
for design 1 p-bit to work properly as a Bayesian network.
IV. DISCUSSION
In this article we have elucidated the design criteria
for an autonomous clockless hardware for Bayesian net-
7p-bit: Design 1
Transistor-controlled
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FIG. 4. Effect of step response time in design 1:The
reason for design 1 to work accurately as an anutonomous
Bayesian network as shown in fig. 3 is the two different time
scales (τT and τN ) in this design with the condition that
τT  τN . The same histogram shown in fig. 3 is plotted
using the proposed behavioral model for different τT /τN ra-
tios and compared with the analytical values. It can be seen
that as τT gets comparable to τN , the probility distribution
diverges from the standard statistical values.
works that requires a specific parent to child update order
when implemented on a probabilistic circuit. By per-
forming SPICE simulations of two autonomous proba-
bilistic hardwares built out of p-bits (design 1 and design
2 in fig. 1), we have shown that the autonomous hardware
will naturally ensure a parent to child informed update
order without any sequencers if the step response time
(τstep) of the p-bit is much smaller than its autocorre-
lation time (τcorr). This criteria of having two different
time scales is met in design 1 as τstep comes from the
NMOS transistor response time τT in this design which is
few picoseconds. We have also proposed an autonomous
behavioral model for design 1 and benchmarked it against
SPICE simulation of the actual hardware. All the simu-
lations using behavioral model for design 1 are performed
ignoring some non-ideal effects listed below:
• Pinning of the s-MTJ fluctuation due to spin trans-
fer torque (STT) effect is ignored by assuming
IMTJ = 0 in eqn. 6. This is a reasonable assump-
tion considering circular in-plane magnets that are
very difficult to pin due to the large demagneti-
zation field that is always present, irrespective of
the energy barrier56. This effect is more prominent
in perpendicular anisotropy magnets (PMA) mag-
nets. It is important to include the pinning effect in
p-bits with bipolar LBM fluctuations since in this
case the p-bit does not provide a sigmoidal response
without the pinning current. This effect is also ex-
perimentally observed in32 for PMA magnets. Such
a p-bit design with bipolar PMA and STT pinning
might not work for Bayesian networks in general,
since in this case τstep will be dependent on magnet
fluctuation time τN .
• In the proposed behavioral model, the step re-
sponse time of the NMOS transistor τT in design 1
is assumed to be independent of the input I. But
there is a functional dependence of τT on I in real
hardware.
• The NMOS transistor resistance rT is approxi-
mated as a tanh function for simplicity. In order
to capture the hardware behavior in a better way,
the tanh can be replaced by a more complicated
function and the weight matrix [J ] will have to be
learnt around that function.
All the non-ideal effects listed above are supposed to
have minimal effects on different probability distributions
shown in this article. Real LBMs may suffer from com-
mon fabrication defects, resulting in variations in aver-
age magnet fluctuation time τN
73.The autonomous BN
is also quite tolerant to such variations in τN as long as
τT  min(τN ).
It is important to note that, for design 1 (Transistor-
controlled) to function as a p-bit that has a step response
time (τstep) much smaller than its average fluctuation
time (τN ), the LBM fluctuation needs to be continu-
ous and not bipolar. It is important to note that while
most experimental implementations of low barrier mag-
netic tunnel junctions or spin-valves exhibit telegraphic
(binary) fluctuations45,53,54,74, theoretical results55,56,73
indicate that it should be possible to design low bar-
rier magnets with continuous fluctuations. Preliminary
experimental results for such circular disk nanomagnets
have been presented in75. We believe that a lack of ex-
perimental literature on such magnets is partly due to
the lack of interest of randomly fluctuating magnets that
have long been discarded as impractical and irrelevant.
The other experimentally demonstrated p-bits39–41 fall
under design 2 category with the LBM magnetization
tuned by SOT effect and are not suitable for autonomous
Bayesian network operation in general. It might also be
possible to design p-bits using other phenomena such as
voltage controlled magnetic anisotropy (VCMA)76, but
this is beyond the scope of the present study. Here
we have specifically focused on two designs that can be
implemented with existing MRAM technology based on
STT and SOT.
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1Supplemental Materials: Hardware Design for Autonomous Bayesian Networks
ADDITIONAL BAYESIAN NETWORK EXAMPLE
The basic conclusion presented in fig. 3 of the main manuscript is tested for other networks as well with more
complex topology. Figure S1 shows two more examples of Bayesian networks implemented on an autonomous
hardware using two p-bit designs (design 1 and design 2) as shown in fig. 1 of the main manuscript. For both
the examples, the probability distribution of four configurations of nodes A and B are shown in a histogram and
compared with standard analytical results from applying probability chain rule. It is shown that results from design
1 autonomous hardware match well with the analytical results, but design 2 does not match. These two examples
again varify the fact that design 1 autonomous hardware works for Bayesian networks in general, but design 2 does
not.
Example 1 𝐴
𝐵
𝐴
𝐵
Example 2
FIG. S1. Difference between design 1 and design 2 for two different Bayesian network examples: Example 1 is a
six node network with random interconnection strength between +1 and −1 as shown in the heatmap of the coupling matrix
[J ]. Example 2 is a larger network consisting of 14 nodes with random interconnection strength between +1 and −1. Both the
networks have connections not only between two consecutive layers as in common multilayer perceptron type neural networks,
but also connection from other layers. SPICE simulation of both the networks implemented on an autonomous hardware with
design 1 and design 2 p-bits shows that probability distribution of four configurations of nodes (A,B) from design 1 matches
the standard analytical results, but results from design 2 does not.
